Notice of Ref rences Cited

	*		
Application/Control No.	Applicant(s)/Patent Under		
10/072,145	Reexaminati AVERETT E		
Examiner	Art Unit		
Thomas J. Magee	2811	Page 1 of 1	

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-5,640,041	06-1997	Water Lur et al.	257/510
	В	US-6,495,853 B1	12-2002	Allison Holbrook et al.	257/30
	С	US-2003/0030107	02-2003	Viktor Zekeriya	257/359
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	Н	US-			
	ı	US-			
	J	US-			
	К	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	·				
	0					
	Р					
	Q					
	R					
	S					
	Т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)		
	U	S. Wolf, "Silicon Processing for the VLSI Era: Volume 2-Process Integration," Lattice Press, Sunset Beach, CA., (1990), pp. 196-197.		
	v	· ·		
	w			
	х			

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)